Job details
Job type full-time
Full job description
Company overview
Siemens government technologies (sgt) is a dynamic and rapidly growing high-tech organization with access to all siemens solutions, and we are seeking a self-driven individual to complement our growing team focused on microelectronics and siemens eda solutionsSiemens eda (formerly mentor graphics) is a global technology leader in electronic design automation, providing software and hardware design solutions that help engineers around the world create new and innovative productsEach year, our customers use our technologies and tools to push their design and development boundaries to deliver smaller, faster, and more reliable products.
Position overview
Support the use of integrated circuit (ic) functional verification electronic design automation (eda) software technologies in the design and verification of complex asic & fpga designs for the most advanced military and aerospace companiesThis position brings a highly technical role to sgt’s team and will be based in the continental united states.
As a functional verification application engineer, you will be part of a team comprising of an account management team and will contribute to increase the deployment and adoption of siemens eda functional verification software products within north america customers, and develop new customersYou will be enabling some of our most important customers to be successful with their asic/fpga designsThis position requires a strong confidence in functional verification and uvm methods using advanced verification software products.
Your focus will primarily be the domestic aerospace and defense market including dod, doe, and us government organizations.
Job qualifications:
The successful candidate will possess the following combination of education and experience:
Bsee or bscs, or equivalent; msee preferred
7+ years of experience in a design engineering role focusing on functional verification and/or emulation
7+ years of asic/fpga verification experience using systemverilog / uvm
Must have experience in:
Systemverilog assertions (sva)
Coverage-driven verification methodology from planning through closure
Developing verification plans
Object oriented programming languages and concepts
Designing and implementing systemverilog / uvm test benches for constrained-random verification
Developing functional coverage models
Writing and debugging directed and random test cases
Migrating designs into hardware emulation
Enabling testbenches for hardware acceleration
Experience with automation/scripting (perl sed, awk, tcl/tk, sh) -c programming desirableSystemc and c++ used in conjunction with chip design and verification highly desired
Expert in coding with verilog/vhdl/system verilog, uvm, psl/sva is mandatory
Good presentation and communication skills is essential
Self-motivated and self-disciplined
Prior leadership roles or experience is essential
Rtl design experience is a plus
Fpga experience is a plus
Hardware emulation experience is a plus
Job description:
The functional verification applications engineer will be responsible for:
Providing technical leadership for all siemens eda functional verification software products, technologies, and solutions, contribute toward, and execute, pre/post sales strategies established by the account team
Discovering, qualifying and executing functional verification opportunities
Articulating customer’s technical requirements and influencing product engineering to shape product direction
Developing technical presentations, conducting demonstrations, evaluations, and benchmarks
Effectively communicating how the solutions will solve customer’s problems
Building and maintaining ongoing positive relationships with customers
Working collaboratively with team members to ensure mutual success
Deliver consulting services covering a broad range of functional verification and emulation activities
Responsible for leading and executing consulting programs and working with customers to implement and deploy advanced verification methodologies
Help customers leverage the full capability of siemens eda and other brand tools and technologies
Travel will be involved mainly within the us
Employees of siemens government technologies may be required to be fully vaccinated against covid-19 in accordance with the workplace safety protocols for federal contractors and subcontractors pursuant to executive order 14042 or state/local laws and regulations
Security clearance:
Candidate must be a u.sCitizen and have an active dod security clearance
Organization: country functions & departments
Company: siemens government technologies, inc.
Experience level: mid-level professional
Job type: full-time
Equal employment opportunity statement
Siemens is an equal opportunity and affirmative action employer encouraging diversity in the workplaceAll qualified applicants will receive consideration for employment without regard to their race, color, creed, religion, national origin, citizenship status, ancestry, sex, age, physical or mental disability unrelated to ability, marital status, family responsibilities, pregnancy, genetic information, sexual orientation, gender expression, gender identity, transgender, sex stereotyping, order of protection status, protected veteran or military status, or an unfavorable discharge from military service, and other categories protected by federal, state or local law.
Eeo is the law
Applicants and employees are protected under federal law from discriminationTo learn more, click here.
Pay transparency non-discrimination provision
Siemens follows executive order 11246, including the pay transparency nondiscrimination provisionTo learn more, click here.
California privacy notice
California residents have the right to receive additional notices about their personal informationTo learn more, click here.
Hiring insights
Job activity
Posted 30+ days ago
